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Abstract 
This paper describes an improved version of the program SEAS 
(a Simulated Evolution approach for Analog circuit Synthesis), 
in which an approach for selection of alternatives based on the 
evaluation of mutation values is developed, and design 
automafion for high performance comparators is covered. 
1. Introduction 
The analog circuit design automation system, SEAS [l] ,  is 
based on simulated evolution approach in which the current 
generation of the design is optimized with respect to the 
specifications and then modified for the next iteration. In this 
way the design generation is iteratively driven towards meeting 
the global specifications imposed by the designers, and 
resulting the "best" solution (selected from a list of feasible 
solutions). The synthesis is performed by an optimization 
algorithm based on simulated annealing to permit any kind of 
cost function and any starting point, and by a topology 
evolution system which finds out design problems and makes 
modification decisions of topology. Key to these modification 
decisions is a performance evaluator which examines the 
current synthesis and interactively reports its findings to the 
evolution system. The topology evolution system consists of 
the performance evaluator, a scoring technique, selection of 
alternatives, and topology reconstruction. 
In the previous version of the program [ l ] ,  the selection of 
alternatives is knowledge-based, and only opamp design 
automation is covered. The evolution direction much depends 
on the quality of the heuristic rules used. Opamps are circuits 
which can be described by linearized models. the models, 
however, may often not be applied to the field where many 
analog circuits exhibit non-linear behaviour. It is necessary to 
identify, model and manage non-linearities, transients, changes 
in operation region, etc., in high performance design 
automation [2]. 
This paper describes first how to extend the score technique 
to select the alternatives, then shows how design automation 
in SEAS is modified when an object with non-linear behaviour, 
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for instance high performance comparator synthesis, is 
covered. 
2. Simulated evolution process 
The simulated evolution process in SEAS is shown in Fig.1. At 
the beginning of the process, a seed configuration, 
represented by a realized state vector and a sizing vector with 
starting point and reasonable upper bound as well as lower 
bound, is initialized. Then the sizing vector is optimized over all 
constraints. A state vector is a set of symbolic strings whose 
members represent the hierarchical breakdown of a design into 
sub-blocks. If the state vector has been assigned, it represents 
a definite circuit schematic. A sizing vector is defined as a 
minimal set of independent design parameters which 
determines the DC operating point of a circuit: bias currents 
and bias voltages. If the sizing vector is evaluated, it represents 
a definite sized transistor-level circuit diagram. After the 
optimization, the resulting sized circuit is under analysis: the 
design performance is measured in terms of the global 
constraints and quality calculations, and comparing the results 
of the design with the desired constraints is also carried out. 
If all the constraints are satisfied, we succeed in making a 
1 Compariso? of costs I 1__- 
k 
(Optimum solution) 
Fig.1, The simulated evolution process in SEAS. 
feasible solution. The feasible solution is stored and the 
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number of feasible solutions required by users definition is 
examined. If a design is not feasible or the number of the 
feasible solutions is not satisfied, the design process will turn 
to the simulated evolution branch. To describe the simulated 
evolution branch, we review the following definitions. A score 
of a sub-block design style is a value which shows the 
mutation necessity of the sub-block design style in the current 
circuit (the current generation). A survival value of a sub-block 
design style indicates the mutation necessity of the sub-block 
design style over the next circuit (the next generation). A 
mutation value of branching from a design style to another 
design style of a sub-block is defined as their branching 
probability. With the survival value of each sub-block design 
style in hand, one can decide which sub-block design style has 
been failed to survive. Selection of an alternative is then based 
on a list of mutation values, if they are also at hand. Finally, a 
different configuration will be rebuilt at the end of the branch, 
and will become a new seed coming back to the beginning of 
the closed evolution loop. 
Because of space limitation, we omit a complete description of 
all the simulated evolution steps, which appear in [ I ] .  Here, we 
focus on improvements in the evolution loop: mutation value 
calculation and adaptive reconstruction technique. 
A mutation value, say Pkii, represents a probability of branching 
from design style i to design style j of sub-block k under the 
influence of constraints (under the pressures of the 
environments). The probability is a weighted sum of sub- 
probabilities related to each performance. A sub-probability 
related to the Ith performance, say pki.l, can be determined by 
the knowledge-based approach [I!, or calculated by a 
normalized difference of the lth performance between the 
current conditions (say design style i) and the preconditions 
(say design style j) of the same block (say block k). pkijl has a 
value between -1 and + I .  Typically, prijl=-l represents the 
worst branching, pkijl= + 1 indicates the best change, and 
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Fig.2, Topology evolution control and the corresponding cost 
function. The dashed line shows the control path, the solid line 
indicates the data path. 
pkiil=O means no influence. The mutation value is used for 
guiding the search for alternatives and building up a different 
configuration irather than making a design decision, this makes 
its calculation more easier. The precondition information can 
be obtained from the calculation of starting point for 
optimization. If a sub-block has only two design styles 
available, it is not necessary to calculate the mutation values. 
Selection of alternative is simply the branching from the current 
design style to the other one. 
Once the current state vector is updated, the subsequent 
sizing vector, cost function, and constraint function of the new 
circuit have to be modified with the new alternative in replace 
of the original one. This is implemented by an adaptive 
reconstructilon technique [ I ] .  For op amps and comparators, 
important component values are widths and lengths of 
MOSFET's, and bias currents. These values are not all 
independent. If a general transistor model is used, they can be 
calculated by a sizing vector [I]. Performance of an op amp or 
a comparatlor is then a non-linear function of sizing vector 
through some element functions (see Fig.2). The element 
functions can be transconductances (g,), output 
conductances (gd), current factors (K), area (WL), and et al of 
certain transistors in a circuit, which are in turn functions of the 
sizing vector of the circuit. Key functions of the adaptive 
reconstruction technique are 
* to determinie a sizing vector and element functions for an 
* to update cost function and constraint function for the next 
access state vector accordingly, and 
optimization. 
In order to determine a sizing vector, a set of constraints, that 
link bias currents and bias voltages of all transistors in a circuit 
into groups whose members depend on each other, should be 
defined. This can be done by using expert design knowledge 
and first-order circuit analyses. The element functions are 
derived from a general transistor model. All the constraints and 
element functiions are written into a database, and are 
accessible to the state vector as well as the sizing vector. After 
the state vector and sizing vector are updated, the cost 
function and constraint functions can be rebuilt by an adaptive 
function subzititution in which the element functions 
correspondirig to the replaced sub-block of the circuit are 
substituted by the element functions of the replacing sub- 
block. In the database, only the element functions are directly 
related to transistor model and technology. As the transistor 
model and/or the technology evolve, only the small part 
concerned n'eed to be modified. 
3. Synthesis of comparators 
Key performance of a comparator is low-power, high-speed, 
and low-offset voltage. Offset cancelling technique is often 
used in an analog MOS comparator. This may cause, however, 
a large noise in the converted signal in a noisy environment, 
as in a flash A/D converter [3]. Difficulty for a comparator 
design autornation system is how to build up an analytical 
model in whilch analytical design equations to express 
dependency of the comparator performance on design 
variables are well presented, and one can optimize the 
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performance without using any offset cancelling technique 
based on the model. In order to show the model, we first 
describe design style, then present design constraints we 
considered. We show design example to support the model, 
and finally discuss some existing problems and the future 
directions. 
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3.1, Design style 
A comparator design style is normally defined as an 
interconnection of abstract blocks. The comparator design 
style we chose is latch-based (see Fig.3). It consists of a 
differential stage, similar to the ones used in opamps’ 
synthesis [ I ] ,  but here in the differential pair the n-channel 
transistors are substituted by the p-channel transistors and a 
latch. The design style is hierarchical, and is completed by 
alternating selection of the design style of sub-blocks. For each 
sub-block there are at least two design styles available. Two 
design styles for the latch circuit are regenerative [2] and 
charge/discharge (see Fig.4). Adding a design style to SEAS 
requires specifying the topology of sub-blocks, and building a 
simulated evolution loop for refining global specifications down 
to the sizes of components for the sub-blocks. The difficulties 
are to develop an evolution control in which scores, survival 
values and mutation values are evaluated, and to build up a 
sub-database which consists of all constraints for design 
variables and element functions for comparator design 
equations. 
-----. 
Fig.3 Design style of Comparator. 
three time constants). It is dominated by the time domain 
response of the latch, since the delay of the input stage tends 
to be much less. The latch stage operates primarily as a large- 
signal circuit, but the time domain response is largely 
dependent on the small-signal behaviour [2]. If the switch 
resistances of transistors Q,, and Q, in Fig.4 are negligible, 
for instance, a second order characteristic equation can be 
derived to describe the latch circuit. Then the time domain 
response can be approximated by a single pole of the result 
transfer function. The clock frequency is related to the 
propagation time and the time required to return the latch 
stage to the initial conditions. Here only its upper bound is 
specified and approximated. The quiescent power dissipation 
is defined as the amount of the consumed power when the 
input of the comparator is in equilibrium. Since the switch 
transistors in the latch are not always conducting current, the 
momentary power consumed will be integrated over the clock- 
period. The area estimates transistor size only, the area of 
interconnections is not taken into account. 
In SEAS, as shown above, state of a design is completely 
determined by a realized state vector which represents a 
definite circuit schematic, and by an evaluated sizing vector 
which represents a definite sized transistor-level diagram of the 
circuit. All the constraints (or performance) shown can be 
treated as functions of state vector and sizing vector. One can 
emphasize any performance by optimization of the state vector 
and sizing vector via the closed simulated evolution loop. One 
can optimize the offset voltage, the power dissipation and the 
frequency response, for instance, to reach low-power, high 
speed and low-offset without using any offset cancelling 
technique. 
If a state vector, 
state0 = state(CIR= wmp, DP=simple, CM=simple, 
CS=simple,L4=chargeldischarge) (1) 
which represents the circuit schematic shown in Fig.4, is 
chosen, the offset voltage can be written as 
V*et = W T d d p  
3.2, Design constraints 
The design constraints of the comparator we considered are 
listed in Table 1. The common mode input voltage range can 
be derived from the fact that each transistor in the input stage 
is worked in the saturation region. There are two kinds of offset 
voltage: systematic offset and mismatch offset. The first is due 
to a non-symmetric design which is not the case in our 
process. The mismatch offset is due to charge mismatch and 
dimension mismatch of the MOS transistors in the input stage. 
We assume that the feedthrough from the latch stage to the 
unbalanced output impedance of the input stage is negligible. 
Here we only deal with the mismatch offset. The propagation 
delay time is defined as the time required from the beginning 
of the strobe pulse rise to the time when one of the outputs is 
within 5% of the supply voltage (the response at the end of 
with VTqthe threshold voltage when Vs,=O, K a current factor 
of transistor (K = II. CO, W/L), lo the tail current of the input 
stage, AVTO a mismatch of threshold voltage, sK a relative 
mismatch of current factor, and A a modified factor for the 
transistor model used. The first three terms come from charge 
fluctuation, the last term comes from dimension fluctuation. 
If we assume that the transistors in a pair, for instance the 
transistors Q, , and Q,,, of the differential pair, are closely 
spaced, and tRat mismatch is estimated by 2 ’ /2u (x ) ,  with ~ ( x )  
a standard deviation of variable x, then the mismatches a(vT0) 
and 6K can be calculated by the model developed in [4] as 
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follows: 
(V) 
M 
Voffset (mv) 
tprop (nS) 
fclock ( m W  
Po,, (mw) 
A,,, (squ.) 
I 
< 1.25 0.88 
3.75 3.84 
< 3.0 2.3 
< 10.0 2.48 
> 25 < 58 
< 1.0 0.078 
c 250 177 
(3) 
(4) 
where j (= dp, cm, ....) denotes different transistor pairs, A,
a area proportionality constant for threshold voltage, and A, a 
area proportionality constant for current factor. The 
proportionality constants can be approximated in terms of the 
data published in [4], which are presented as a function of 
transistor gate oxide thickness. If the gate oxide thickness is 
50 nm, for instance, A, will be 30 (mhm) and A,, 2.3 
(%cm). 
Since the current factors (K) in equ. (2) and the areas (WL) in 
equ. (3) and (4) are functions of the sizing vector related to the 
circuit shown in Fig.4, one can optimize the sizing vector to 
reach a low offset voltage for the given state vector (1) via a 
numerical optimization algorithm (the simulated annealing or 
the "Fletcher-Reeves'' method). As the state vector can be 
reconstructed in the evolution loop if necessary, the 
comparator circuit schematic and its components are both 
optimized. 
4. Results and discussions 
The program was written in C. A design example is shown in 
Fig.4 and Table 1. There is no simulated result for the offset 
voltage in Table 1. This can be done by using SPICE Monte 
Carlo simulation. It is under study. 
SEAS deals with the comparator design automation as an 
optimization problem of both circuit topology and its 
component values based on the simulated evolution. It can 
support complex performance requirements, and can adapt 
easily as transistor model and/or technology evolve. Some 
comparators have been designed and successfully simulated. 
The CPU time required is mostly expended on the numerical 
Table 1, Specifications and result performance for the example 
given in Fig.4. 
(SEAS) 
Simulated 
results 
(SPICE) 
0.43 
4.09 
no result 
2.63 
< 103 
0.021 
no result 
Qni  
- vgs 
Fig.4, A comparator design example. 
optimization. To reduce the CPU time, a modified simulated 
annealing algorithm is under development, in which variables 
are listed in terms of scores, and only important variables are 
updated. The imutation value for branching is calculated, only 
if more design styles for a sub-block is available. Now only the 
op amp outpul stage is used to check the idea. We will extend 
the comparator database to include more sub-block design 
styles [5], and complete the simulated evolution loop. 
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